Designing at the C++ or SystemC-level with a fast path to highest QofR (performance, area and power) for both FPGA and ASIC. Catapult’s ecosystem is more than just “C to RTL”, with HLS-aware code and functional coverage similar to …
The ICs for safety-critical applications need to meet the ISO 26262 standard for functional safety. Among the challenges in the design flow has been aligning the metrics for design-for-test and for functional safety. This paper describes using logic…
Are you putting your IT best team on the field? You’re the coach of the IT team. Use this playbook to be sure you’ve got the right game plan for your teams, your structure, and your initiatives. It covers: Calling IT plays for your rookies, st…
The ICs for safety-critical applications need to meet the ISO 26262 standard for functional safety. Among the challenges in the design flow has been aligning the metrics for design-for-test and for functional safety. This paper describes using logic…
Tanner EDA provides an integrated, top-down design flow for IoT design that supports all these design domains. Learn more about key solutions that the Tanner design flow offers for successful IoT system design and verification.Request Free!
This paper describes situations where UVM provides multiple ways to solve a problem, explains the issues with certain approaches, recommends solutions, and describes the tradeoffs.Request Free!
The flexibility of Questa VIP was key to creating custom testbenches from scratch that can dynamically adapt to different IP topologies and configurations, mixing PCIe interfaces with multiple AXI interfaces. PLDA and Mentor have collaborated throughou…
Modal CDC analysis configures the design as a set of operational modes and runs CDC analysis on each modal version of the design. Before the modal analysis flow was adopted, users would have to manually setup CDC analysis runs for each of the parameter…
It also explores how QVIP is used for the verification of NVMe using functional coverage and what things are covered as part of the NVMe QVIP test plan. Verification planning requires identification of the key features from the design specification …
Learn what’s required to build a true, multi-substrate flow for emerging HDAP design requirements.Request Free!
